Skip to main content

Customer Login

This content is for Speedgoat customer only. Log in to see content.

Forgot your password?

Don't have a Speedgoat account? Create an account.


Speedgoat IO334-21 RCP Pre-Built Example

Speedgoat IO334-21 RCP Pre-Built Example — Pre-built example ready to be deployed to the hardware showcasing the analog input and analog output interface and FPGA Code Module functionality such as PWM generation, Quadrature decoding (QAD) and Interrupts

Model Name

The model is called prebuilt_IO334_rcp_hdlc_slrt.slx.

Supported Modules

  • IO334-325k

Required Toolboxes

  • The list of basic software requirements are provided in the prerequisites section of the Getting Started page.

    Note: this is a pre-built example model and is ready to be deployed on the hardware. This example does not require the HDL Coder toolbox nor the Xilinx Vivado Design suite.

User Blocks

The example does not utilize any user blocks. Configuration and Utility blocks for configuring the Code Module functionality, such as PWM generation and Quadrature decoding, are included in the model.


To test the HDL interface functionality, dedicated examples are included in the downloaded archive file. To open the examples, navigate to the corresponding folder. Note that the examples only test I/O channels for which the loopback test method is possible. The terminal board provided must be wired as described. Examples do not test I/O channels that require external hardware (for some examples a function generator or an oscilloscope is required), but running this example will still provide sufficient confirmation of the correct setup of this implementation. The examples only test interface channels which are provided by the base functionality of the I/O module. Please note that the examples provided have been color coded. The green colored subsystem (FPGA domain) is the part of the model which is actually compiled using HDL Coder and ultimately runs on the FPGA. The FPGA domain usually has a sample frequency in the range of 100 MHz and is set in the HDL Workflow Advisor (FPGA Synthesis Software Settings). The blue blocks (CPU domain) which surround the green subsystem are interfaces to the processor section of the model. The CPU domain usually has a sample frequency in the range of 1 kHz. The interrupt subsystem has been given another color (magenta), as its functionality is asynchronous to both the processor and FPGA. The interrupt source can be selected in the generated model in the Interrupt Setup block once the model has been run through the HDL Coder Workflow Advisor.

Open the example model by navigating to the folder containing the "*.slx" model file and double clicking the file. If the example is provided as a Simulink Project, navigate to the corresponding example folder and extract the Simulink project zip file. Then double-click the "*.prj" icon to open the project. After opening the project, open the model by double clicking the "*.slx" file. The model is shown as follows:

Test Wiring RJ45-to BNC Adapter

Use the following test wiring to ensure the correct functionality of the example provided.

From RJ45 JackTo RJ45 JackTested Functionality
AO 1:4AI 1:4AO channel 1/2/3/4 to AI channel 1/2/3/4
AO 5:8AI 5:8AO channel 5/6/7/8 to AI channel 5/6/7/8
AO 9:12AI 9:12AO channel 9/10/11/12 to AI channel 9/10/11/12
AO 13:16AI 13:16AO channel 13/14/15/16 to AI channel 13/14/15/16

Test Wiring IO334-21 Rear Plug-in

From PinTo PinTested Functionality
01 10PWM - A channel 1 - GPI (input only) channel 1
02 11 PWM - B channel 1 - GPI (input only) channel 2
1852 QAD - A channel 1 - GPO (output only) channel 1
19 53 QAD - B channel 1 - GPO (output only) channel 2
20 55QAD - A channel 2 - GPO (output only) channel 4
21 56QAD - B channel 2 - GPO (output only) channel 5
58 24GPO (output only) channel 7 - Interrupt input

Test wiring according to the IO334-21 pin mapping.

Once the model has been downloaded and the target application has started, double-click the scope to see the following traces:

  • "Scope 1" shows the sine wave signals which are looped back from the analog outputs to the analog inputs.

  • "Scope 2" shows the captured QAD position in the first plot. The quadrature encoder signals are generated on the digital outputs and looped back to the quadrature decoder. The second plot shows the PWM signals which are looped back to the digital inputs. The third plot shows the counter of generated interrupts. The interrupts are triggered by the digital output channel 10.