Customer Login
This content is for Speedgoat customer only. Log in to see content.
Forgot your password?
Don't have a Speedgoat account? Create an account.
Speedgoat AXI4-Stream Interface — Allows the FPGA to read and write to the design under test (DUT) leveraging DMA
IO332-200k
IO333-325k, IO333-410k, IO333-325k-SFP, IO333-410k-SFP
IO334-325k, IO335-325k
IO342-1450k, IO342-1080k
With the HDL Coder software, you can implement a simplified, streaming protocol in your model. The software generates AXI4-Stream interfaces in the IP core. The standard AXI4-Stream interface can be used to connect from the DUT to the DMA engine. The signals of the AXI4-Stream interface are described below. Further information on the AXI4-Stream interface and its modelling aspects can be found on the following MathWorks documentation page: Model Design for AXI4-Stream Interface Generation.
The AXI4-Stream interfaces in your DUT can optionally include a Ready signal. In the Master interface, the Ready signal enables you to respond to backpressure. If you model the Ready signal in your AXI4-Stream interfaces, your Master interface must deassert its Valid signal one cycle after the Ready signal is deasserted. If you do not model the Ready signal, the HDL Coder generates the signal and the associated backpressure logic.
Ready
Valid
Data Type: boolean
The data that you want to transfer, valid each cycle of the transaction.
Data Type: uint32
When this control signal becomes high, it indicates that the Data signal sampled at the output is valid.
This control signal indicates the boundary of a data package (or frame). If this signal is not implemented, HDL Coder will generate a programmable register in the IP Core so that the packet size can be configured from the CPU domain using software.
This control signal indicates the number of valid bytes in the final data word of each frame.
Data Type: maximum bit width 16
When this control signal becomes high, it indicates that the data signal sampled at the output is valid.
This control signal indicates the boundary of a data package (or frame). If this signal is not implemented, HDL Coder will generate a programmable register in the IP core so that the packet size can be configured from the CPU domain using software.
The AXI4-Stream interfaces in your DUT can optionally include a Ready signal. In a Slave interface, the Ready signal enables you to apply backpressure. If you model the Ready signal in your AXI4-Stream interfaces, your Master interface must deassert its Valid signal one cycle after the Ready signal is deasserted. If you do not model the Ready signal, the HDL Coder generates the signal and the associated backpressure logic.
There is no interface pin mapping.
This interface does not require a terminal board.