Skip to main content

Customer Login

This content is for Speedgoat customer only. Log in to see content.

Forgot your password?

Don't have a Speedgoat account? Create an account.

Documentation
CONTENTS
https://www.speedgoat.com/help/slrt/page/icon_documentation.jpg

Getting Started

Getting Started — Getting Started

Introduction

This section provides some basic hints on how to use HDL Coder functionality in combination with Simulink-programmable FPGA I/O modules and Xilinx FPGA Synthesis software.

Prerequisites

Before installing the HDL Coder Integration Package, please make sure to have the following Software installed:

  • MATLAB Release R2020b

  • Simulink

  • MATLAB Coder

  • Simulink Coder

  • Simulink Real-Time

  • HDL Coder

  • Xilinx Vivado Design Suite 2019.2

  • Speedgoat I/O Blockset 9.1.0

Download

Download the latest HDL Coder Integration Package (HCIP) from the downloads section of the Speedgoat Customer Portal. If the HCIP is not available, please contact Speedgoat Support.

Installation Steps

To install the Speedgoat HCIP, proceed as follows:

  1. Start MATLAB and navigate to the previously downloaded archive file

  2. Double-click the archive file in MATLAB to unzip it

  3. Enter the following command in the MATLAB Command Window:

    >> hdlCoder_integration_package_installer

FPGA Synthesis Software Settings

To use the HDL Coder functionality in combination with the Xilinx FPGA Synthesis software, use the hdlsetuptoolpath command before opening HDL Workflow Advisor to properly configure the system environment. Additional information is available at set up system environment to access FPGA synthesis software. If you use Speedgoat-programmable FPGA I/O modules together with HDL Coder from MathWorks, the correct Xilinx software version must be installed:

Xilinx Vivado Design Suite 2019.2

I/O ModuleSoftwareComments
IO332-200k

Xilinx Vivado Design Suite 2019.2

Alternatively, the free-of-charge WebPACK version can be used as well.

IO333-325k

IO333-325k-SFP

IO333-410k

IO333-410k-SFP

IO334-325k

IO335-325k

IO342-1080k

IO342-1450k

Xilinx Vivado Design Suite 2019.2

 
IO397-50k

Xilinx Vivado Design Suite 2019.2

Alternatively, the free-of-charge WebPACK version can be used as well.

The following command sets the synthesis tool path to point to an installed Xilinx "Vivado Design Suite HLx Edition" (Vivado HL Design Edition).

>> hdlsetuptoolpath('ToolName','Xilinx Vivado','ToolPath','C:\Xilinx\Vivado\2019.2\bin\vivado.bat');

Optionally, hdlsetuptoolpath commands can be added to the MATLAB startup.m script so that they are automatically executed when MATLAB starts.

Please note: Xilinx support for the ISE tools ended in 2013. MathWorks has deprecated support of Xilinx ISE-based modules using Xilinx Spartan-6 FPGA with the Simulink Real-Time FPGA I/O workflow with the release of R2020b. Consequently, this release of the HDL Coder Integration Packages no longer supports the IO331 and IO323 I/O modules.

HDL Workflow Advisor

Step-by-step instructions on the most important steps and settings in the HDL Workflow Advisor